

Shutter and Flash Control

FIG. 1



TOP SECRET 60224860




FIG. 3




FIG. 4





FIG. 5







FIG. 7










FIG. 9


Timing diagram 500 illustrates the sequence of signals for a memory access. The signals and their timing relationships are as follows:

- GS** (501): Global Strobe, active low, transitions from high to low.
- nFS** (502): Negative Field Strobe, active low, transitions from high to low.
- nLS** (503): Negative Line Strobe, active low, transitions from high to low.
- Row\_R** (504): Row Read Strobe, active low, transitions from high to low.
- Row\_B** (505): Row Buffer Enable, active low, transitions from high to low.
- ACK** (506): Acknowledge, active low, transitions from high to low.
- nPIX** (507): Negative Pixel Clock, active low, transitions from high to low.
- nCS** (508): Negative Chip Select, active low, transitions from high to low.
- MC** (515): Memory Command, active low, transitions from high to low.
- nWR** (509): Negative Write Strobe, active low, transitions from high to low.
- nRD** (510): Negative Read Strobe, active low, transitions from high to low.
- A<3:0>** (511): Address bits 3:0, active low, transitions from high to low.
- D(9:0)** (512): Data bus, active low, transitions from high to low.

The diagram also includes various timing annotations:

- 501**: Delay from GS to nFS.
- 502**: Delay from nFS to nLS.
- 503**: Delay from nLS to Row\_R.
- 504**: Delay from Row\_R to Row\_B.
- 505**: Delay from Row\_B to ACK.
- 506**: Delay from ACK to nPIX.
- 507**: Delay from nPIX to nCS.
- 508**: Delay from nCS to MC.
- 509**: Delay from MC to nWR.
- 510**: Delay from nWR to nRD.
- 511**: Delay from nRD to A<3:0>.
- 512**: Delay from A<3:0> to D(9:0).

**FIG. 10**



**FIG. 11**






FIG. 12

**FIG. 13****FIG. 14**